Technical References

• 1. Dual-CPU
  • 1.1. Booting a Dual-Core System
  • 1.2. Communication Prototype Between NSPE And SPE In Dual Core System
  • 1.3. Mailbox Design in TF-M on Dual-core System
  • 1.4. Memory Access Check of Trusted Firmware-M in Multi-Core Topology
• 2. TF-M Profiles
  • 2.1. Trusted Firmware-M Profile Large Design
  • 2.2. Trusted Firmware-M Profile Medium Design
  • 2.3. Trusted Firmware-M Profile Small Design
• 3. Code sharing between independently linked XIP binaries
• 4. Fixing implicit casting for C enumeration values
• 5. FF-M Isolation
• 6. Hardware Abstraction Layer
• 7. Protected Storage service key management
• 8. HW crypto key integration in TF-M secure boot
• 9. Rollback protection in TF-M secure boot
• 10. Secure Enclave solution for Trusted Firmware-M
• 11. Trusted Firmware-M Source Structure
• 12. Symmetric key algorithm based Initial Attestation
• 13. Code Generation With Jinja2
• 14. Cooperative Scheduling Rules
• 15. Crypto Service design
• 16. Firmware Update Service
• 17. Add support for block-aligned flash in Internal Trusted Storage
• 18. Internal Trusted Storage (ITS) Service
• 19. Log system design document
• 20. Non-Secure Interrupt Handling
• 21. Non-secure Client Management
• 22. Non-Secure Identity Manager
• 23. Partition and Service Design Document
• 24. Physical attack mitigation in Trusted Firmware-M
• 25. TF-M Inter-Process Communication
• 26. Secure boot
• 27. Secure IRQ handling
• 28. Secure Partition Interrupt Handling
• 29. Secure Partition Runtime Library
• 30. Uniform Secure Service Signature

---

Copyright (c) 2020, Arm Limited. All rights reserved.