st,stm32-otghs¶
Vendor: STMicroelectronics
Description¶
STM32 OTGHS controller
Properties¶
Properties not inherited from the base binding file.
Name |
Type |
Details |
---|---|---|
|
|
Size of USB dedicated RAM. STM32 SOC's reference manual defines a shared FIFO size.
This property is required. |
|
|
PHY provider specifier
|
|
|
Pin configuration for USB OTG HS signals (DM/DP/SOF/ID/VBUS and
ULPI_DIR/ULPI_STP/ULPI_NXT/ULPI_D[0-7]).
We expect that the phandles will reference pinctrl nodes.
For example:
<&usb_otg_hs_dm_pa11 &usb_otg_hs_dp_pa12>;
|
|
|
Number of bi-directional endpoints supported by hardware (including EP0)
This property is required. |
|
|
Number of IN endpoints supported by hardware (including EP0 IN)
|
|
|
Number of OUT endpoints supported by hardware (including EP0 OUT)
|
|
|
Configures USB controllers to work up to a specific speed. Valid arguments are "super-speed", "high-speed", "full-speed" and "low-speed". If this is not passed via DT, USB controllers should use their maximum hardware capability.
Legal values: |
|
|
Control VBUS via GPIO pin.
|
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “st,stm32-otghs” compatible.
Name |
Type |
Details |
---|---|---|
|
|
register space
This property is required. See Important properties for more information. |
|
|
interrupts for device
This property is required. See Important properties for more information. |
|
|
Clock gate information
This property is required. |
|
|
Human readable string describing the device (used as device_get_binding() argument)
This property is required. See Important properties for more information. |
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|