nxp,mcux-edma¶
Vendor: NXP Semiconductors
Properties¶
Properties not inherited from the base binding file.
Name |
Type |
Details |
|---|---|---|
|
|
Number of DMA channels supported by the controller
This property is required. |
|
|
Number of DMA request signals supported by the controller.
This property is required. |
|
|
If the DMA controller supports memory to memory transfer
|
|
|
If the DMA controller supports always on
|
|
|
Number of items to expect in a DMAMUX specifier
This property is required. |
|
|
Bitmask of available DMA channels in ascending order that are not reserved by firmware and are available to the kernel. i.e. first channel corresponds to LSB.
|
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “nxp,mcux-edma” compatible.
Name |
Type |
Details |
|---|---|---|
|
|
register space
This property is required. See Important properties for more information. |
|
|
interrupts for device
This property is required. See Important properties for more information. |
|
|
Human readable string describing the device (used as device_get_binding() argument)
This property is required. See Important properties for more information. |
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|
Specifier cell names¶
dma cells: mux, source