brcm,iproc-pax-dma-v2¶
Vendor: Broadcom Corporation
Description¶
These nodes are “dma” bus nodes.
Broadcom iProc PAX(PCIE<->AXI) DMA controller version 2
Properties¶
Properties not inherited from the base binding file.
Name |
Type |
Details |
---|---|---|
|
|
Uncached memory address to populate dma buffer descriptors
This property is required. |
|
|
Location where address of the scratch buffer host has populated
This property is required. |
|
|
Location where size of the scratch buffer host has populated
This property is required. |
|
|
Pcie endpoint handle
This property is required. |
|
|
Number of items to expect in a DMA specifier
This property is required. |
|
|
Bitmask of available DMA channels in ascending order that are not reserved by firmware and are available to the kernel. i.e. first channel corresponds to LSB.
|
|
|
Number of DMA channels supported by the controller
|
|
|
Number of DMA request signals supported by the controller.
|
Properties inherited from the base binding file, which defines common properties that may be set on many nodes. Not all of these may apply to the “brcm,iproc-pax-dma-v2” compatible.
Name |
Type |
Details |
---|---|---|
|
|
Register space for the memory mapped PAX DMA controller registers,
It includes data mover engine(dme), ring manager, ring manager common
registers.
This property is required. See Important properties for more information. |
|
|
Human readable string describing the device (used as device_get_binding() argument)
This property is required. See Important properties for more information. |
|
|
Ring manager line interrupt number
See Important properties for more information. |
|
|
indicates the operational status of a device
Legal values: See Important properties for more information. |
|
|
compatible strings
This property is required. See Important properties for more information. |
|
|
name of each register space
|
|
|
extended interrupt specifier for device
|
|
|
name of each interrupt
|
|
|
phandle to interrupt controller node
|
|
|
Clock gate information
|
|
|
name of each clock
|
|
|
number of address cells in reg property
|
|
|
number of size cells in reg property
|
|
|
DMA channels specifiers
|
|
|
Provided names of DMA channel specifiers
|
|
|
IO channels specifiers
|
|
|
Provided names of IO channel specifiers
|