Help¶

Division factor for the audio PLL (PLLI2S) VCO input clock. PLLM factor should be selected to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. Allowed values: 2-63

Direct dependencies¶

(I2S && BOARD_NUCLEO_F411RE) || (I2S && BOARD_96B_ARGONKEY) || (I2S && BOARD_96B_STM32_SENSOR_MEZ) || (I2S && BOARD_NUCLEO_F411RE) || (I2S_STM32_USE_PLLI2S_ENABLE && I2S_STM32 && I2S)

(Includes any dependencies from ifs and menus.)

Defaults¶

8
8
8
8
8

Kconfig definitions¶

At <Zephyr>/boards/shields/x_nucleo_iks02a1/boards/nucleo_f411re.defconfig:34

Included via <Zephyr>/Kconfig:8 → <Zephyr>/Kconfig.zephyr:23 → <BuildDir>/Kconfig/Kconfig.shield.defconfig:1 → <Zephyr>/boards/shields/x_nucleo_iks02a1/Kconfig.defconfig:5

Menu path: (Top)

config I2S_STM32_PLLI2S_PLLM
    int
    default 8
    depends on I2S && BOARD_NUCLEO_F411RE

At <Zephyr>/boards/arm/96b_argonkey/Kconfig.defconfig:17

Included via <Zephyr>/Kconfig:8 → <Zephyr>/Kconfig.zephyr:24

Menu path: (Top)

config I2S_STM32_PLLI2S_PLLM
    int
    default 8
    depends on I2S && BOARD_96B_ARGONKEY

At <Zephyr>/boards/arm/96b_stm32_sensor_mez/Kconfig.defconfig:17

Included via <Zephyr>/Kconfig:8 → <Zephyr>/Kconfig.zephyr:24

Menu path: (Top)

config I2S_STM32_PLLI2S_PLLM
    int
    default 8
    depends on I2S && BOARD_96B_STM32_SENSOR_MEZ

At <Zephyr>/boards/shields/x_nucleo_iks02a1/boards/nucleo_f411re.defconfig:34

Included via <Zephyr>/Kconfig:8 → <Zephyr>/Kconfig.zephyr:24 → <Zephyr>/boards/shields/x_nucleo_iks02a1/Kconfig.defconfig:5

Menu path: (Top)

config I2S_STM32_PLLI2S_PLLM
    int
    default 8
    depends on I2S && BOARD_NUCLEO_F411RE

At <Zephyr>/drivers/i2s/Kconfig.stm32:30

Included via <Zephyr>/Kconfig:8 → <Zephyr>/Kconfig.zephyr:32 → <Zephyr>/drivers/Kconfig:42 → <Zephyr>/drivers/i2s/Kconfig:28

Menu path: (Top) → Device Drivers → I2S bus drivers → STM32 MCU I2S controller driver → Enable usage of PLL

config I2S_STM32_PLLI2S_PLLM
    int "Division factor for PLLI2S VCO input clock"
    range 2 63
    default 8
    depends on I2S_STM32_USE_PLLI2S_ENABLE && I2S_STM32 && I2S
    help
      Division factor for the audio PLL (PLLI2S) VCO input clock.
      PLLM factor should be selected to ensure that the VCO
      input frequency ranges from 1 to 2 MHz. It is recommended
      to select a frequency of 2 MHz to limit PLL jitter.
      Allowed values: 2-63

(The ‘depends on’ condition includes propagated dependencies from ifs and menus.)